



Design Space Exploration of Systems-on-Chip: DIPLODOCUS

Ludovic Apvrille

Telecom ParisTech
ludovic.apvrille@telecom-paristech.fr

May, 2011

Outline

Introduction

Context

Design Space Exploration

The DIPLODOCUS Approach

DIPLODOCUS in a Nutshell

Methodology

TTool

Demo

Outlook

Outline

Introduction

Context

Design Space Exploration

The DIPLODOCUS Approach

Demo

Outlook

Systems-on-Chip

- ▶ A System-On-Chip = set of SW and HW components intended to perform a predefined set of functions for a given market
- ▶ Constraints
 - ▶ Right market window
 - ▶ Performance and costs



Design Challenges



Complexity

- ▶ Very high software complexity
- ▶ Very high hardware complexity

Problem

How to decide whether a function should be implemented in SW or in HW, or both?

Solution

Design Space Exploration!

Design Space Exploration

Design Space Exploration

- ▶ Analyzing various functionally equivalent implementation alternatives
- ▶ → Find an optimal solution

Important key design parameters

- ▶ Speed
- ▶ Power Consumption
- ▶ Silicon area
- ▶ Generation of heat
- ▶ Development effort

Level of Abstraction

Problematic

- ▶ Designers struggle with the complexity of today's circuits
- ▶ Cost of late re-engineering
 - ▶ Right decisions should be taken as soon as possible ...
 - ▶ And quickly (time to market issue), and so, simulations must be fast

→ System Level Design Space Exploration

- ▶ Reusable models, fast simulations / formal analysis, prototyping can start without all functions to be implemented

But: high-level models must be closely defined so as to take the right decisions

Outline


Introduction

The DIPLODOCUS Approach
DIPLODOCUS in a Nutshell
Methodology
TTool

Demo

Outlook

DIPLODOCUS in a Nutshell




DIPLODOCUS = UML Profile

- ▶ System-level Design Space Exploration
- ▶ Y-Methodology
- ▶ MARTE compliant


Main features

- ▶ Data are abstracted
- ▶ Formal semantics
- ▶ Very fast simulation support
- ▶ Fully supported by an open-source toolkit
 - ▶ TTool


The Y-Methodology




Application Modeling




Architecture Modeling




Mapping



Browsing the DIPLODOCUS Methododology



Application Structure (Smart Card system)



Application Behavior





Figure: Activity Diagram of the SmartCard component

Formal Verification at Application Level

- ▶ No assumption on the underlying architecture
- ▶ All possible interleavings between actions are considered
- ▶ Formal verification is based on LOTOS or UPPAAL
 - ▶ Press-button approach



Verify with UPPAAL: options

- Search for absence of deadlock situations
 - Reachability of selected states
 - Liveness of selected states
 - Custom verification
- Custom formulae =
- Generate simulation trace
 - Show verification details

Select options and then, click on 'start' to start
Session id on launcher=1
Sending UPPAAL specification data


Reachability of: Wait event: data_Ready_SC()
-> property is satisfied

Liveness of: Wait event: data_Ready_SC()
-> property is NOT satisfied

▶ [Back to methodology](#)


Architecture

- ▶ Given in terms of parameterized nodes
- ▶ CPU, HWA, Bus, Memory, Bridge, etc.
- ▶ CPU parameters: scheduling policy, cache miss ratio, miss-branching prediction, pipeline size, etc.




Mapping

- ▶ Task are mapped on execution nodes (e.g., CPUs, HWAs)
- ▶ Channels are mapped on communication and storage nodes



After-Mapping Simulation

- ▶ TTool Built-in simulator
- ▶ **Extremely fast**
- ▶ Diagram animation
- ▶ Step-by-step execution, breakpoints, etc.



▶ [Back to methodology](#)

After-Mapping Formal Verification

- ▶ TTool built-in simulator can compute all possible execution paths
- ▶ Graph analysis and visualization


Analysis on the last DIPLODOCUS R0

Deadlocks Shortest Paths Longest Paths

General info. Statistics

Transition	Nb	
allCPUsTerminated<24>	1	(176, 177)
allCPUsTerminated<26>	1	(172, 173)
allCPUsTerminated<38>	4	(81, 82), (98, 99), (115, 116)
allCPUsTerminated<40>	4	(77, 78), (94, 95), (111, 112)
allCPUsTerminated<43>	1	(64, 65)
allCPUsTerminated<45>	1	(60, 61)
allCPUsTerminated<47>	1	(138, 139)
allCPUsTerminated<49>	1	(134, 135)
allCPUsTerminated<53>	1	(47, 48)
allCPUsTerminated<55>	1	(43, 44)
cpu0_0_AppC_Application_sn...	8	(46, 47), (63, 64), (80, 81), (9
cpu0_0_AppC_Application_sn...	8	(40, 41), (57, 58), (74, 75), (9
cpu0_0_AppC_Application_sn...	8	(33, 34), (50, 51), (67, 68), (8
cpu0_0_AppC_Application_sn...	8	(37, 38), (54, 55), (71, 72), (8
cpu0_0_AppC_Application_wa...	8	(32, 33), (49, 50), (66, 67), (8
cpu0_0_AppC_Application_wr...	8	(36, 37), (53, 54), (70, 71), (8
cpu0_0_AppC_InterfaceDevice...	1	(10, 157)
cpu0_0_AppC_InterfaceDevice...	1	(0, 1)

Close



▶ Back to methodology

TTool: Main Features

- ▶ Open-source UML toolkit
- ▶ Meant to support UML2 profiles
 - ▶ 8 UML2 profiles are currently supported
- ▶ Mostly programmed in Java
 - ▶ Editor, interfaces with external tools
 - ▶ Simulators and model-checkers are programmed in C++ or SystemC
- ▶ Formal verification and simulation features
 - ▶ Hides formal verification and simulation complexity to modelers
 - ▶ Press-button approach

Outline

Introduction

The DIPLODOCUS Approach

Demo

Outlook

Outline

Introduction

The DIPLODOCUS Approach

Demo

Outlook

Results

Fully integrated environment for the fast design of Systems-on-Chip

- ▶ Based on UML
- ▶ Open-source toolkit


Support



A Few Case Studies ...

- ▶ MPEG coders and decoders (Texas Instruments)
- ▶ LTE SoC (Freescale)
- ▶ Partitioning in vehicle embedded systems (EVITA project)

To Go Further ...



TTool and DIPLODOCUS

- ▶ ttool.telecom-paristech.fr
 - ▶ Type *TTool UML* under *google*
 - ▶ And click on the *I am lucky* button!